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	1.0	 INTRODUCTION AND SUMMARY
This report documents the analysis and experimental validation
of the performance of various aspects of the ST1 Model 5000
Bit Synchronizer, which was built_ for NASA .Johnson Space Center
under contract NAS 9-14590.
	
1.1	 Analysis Summary
Various non-ideal approaches were used in both the analog and
digital subsections. Considerable analysis has been done to
roughly optimize the filter parameters and to estimate degrada-
tions.
The following main points are derived in Section 2.0:
1) A degradation of less than 0.6 dB is caused by a band-
width limiting First-order filter with 3 dB point at 2R (R is
the symbol rate).
2) A second-order baseline correction filter with Q =.7
and 3 dB point at R/50 provides negligible phase shift and de-
gradation, and the worst case baseline variation (peak amplitude
equal to 100% of the signal peak-to-peak amplitude, at sinewave
frequency R/100) has no significant degrading effect, even
though the filter provides only 12 dB of rejection at that fre-
quency.
3) The detection threshold spacing is not fixed with
respect to either the signal level or the noise level, but
varies, as a compromise between these two possible schemes.
Over the range of SNR's used on coded links, the variation from
optimal is negligible. The resulting variation in loop gain is
significant, but is not considered a problem.
1-1
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4) The digital data transition tracking loop components
have delays that total about 35T through the proportional path
^T is the symbol length) and 55T through the integrator path.
This is considerately more than originally estimated, and explains
the wide deviation from the nominal loop bandwidth at the higher
settings.
5) The lock detector threshold setting can he either
fixed or proportional to the level in the lock detector filter,
but in either case, increasing the sensirivity, to acquire at
lower SNR, increases susceptibility to unbalances in the analog
circuitry.
6) Quantizer offsets much smaller than one level can cause
a significant frequency drift in the loop with noise-only input.
This can degrade the acquisition performance in the case of a
frequency offset, and a sweep mode may be required in some
applications to avoid this problem.
7) Coarse phase quantization can result in phase limit-
cycle oscillations in a loop with delay when no noise is pre-
sent: to provide a random dither. At these high SNR's, no
errors occur, so the degradation is negligible.
8) The effect of 7-bit angle quantization, 5-bit sine
quantization, and three-pole filtering in the number controlled
oscillator is a total clock phase jitter of less than + 1713T
under most condL:I ons, but slightly more near worst-case condi-
tions (fewer than five samples per
1.2	 Experimental Results
The following main points summsriz
-validation, as discussed further t
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1) The BFR degradation is t ypically 0.8 to 1.0 dB at
high SNR, and 1.0 to 2.0 dB at very low SNR.
2) Clock jitter with no noise is about + 1%, as predicted
and _jitter with noise is very iow, also, until at low SNR the
.jitter increases very rapidly due to phase estimation errors.
3) The loop response agrees with the simple linear theory
for the '.ow bandwidth settings, but at the higher settings the
effect of the delay is to cause higher than anticipated phase
errors.
4) The lock detector performs as expected at the low
rate sittings, but at the higher rates it is too sensitive to
imbalances in gains, offsets, capacitor values, and timing
waveforms; thus, the adjustment is critical and the performance
is compromised.
5) The sensitivity to the worst case baseline variation
is negligible.
1.3	 Recommendation Summer
Various design changes are recommended for inclusion in future
versions of the bit synchronzier. The choice of which changes
to implement will depend on the application and the development
budget. Future development work recommended in Section 4.0 is
summarized in the following items:
1) The two-channel mid-phase integrator implementation is
not well suited to the lock detector approach, se one or the
other should be changed. If an in-ph<nse lock detector approach
is used, further changes will he needed, as discussed in "Lock
Detector for NASA Bit Synchronizer," STI TR-8055A.
1-3
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2) Since a TTL gate delay of 10 ns is 5%T at the highest
rate (5 Mbps), it makes sense to use a chain of fast logic
(ECL) from the DAC through the I&D circuits. This was not
done, due to a tight power goal.
3) The front-end configuration could be improved in one
of -everal ways, to gi ve less degradation from band limiting.
One approach is to use a wider input filter and a separate pre-
detection filter. The other is to do no filtering; until after
the +1 mixer, and then separately optimize the filters for the
MP and IP paths.
4) The basic loop configuration could be changed, with
the addition of a second NCO module, to give constant percentage
bandwidth and damping with rate, without the gain shifter.
5) For fixed rate applications, simplifications can be
made in many parts of the circuit. A single design that would
work at any preset rate would be as useful in many applications
as one with switch selectable rate.
6) To allow operation with wider bandwidths. a fast loop
filter (no prefilter, less delay) could he used. This would be
easiest to implement if the need for gain changing were eliminated.
7) Sweep circuitry could be added for more general
application.
8) The acquisition and tracking modes could be generalized
to allow operation with data formats other than Bio-L.
1-4
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2.0
	 ANALYSIS
Each point presented in the analysis , immary, Section 1.1, is
expanded in this section.
	
2.1	 Bandwidth LimitiU
A l.owpass filter preceding the data matched filter decreases
the response to the data signal, and also decreases the response
to noise. The net result is a dogradatiun if the noise is
white and the channel is linear - phase, since the matched filter
alone is optimal.
For a first order lowpass with time constant T - 1 /m c , the
response to data is easily calculated and the response to noise
can be approximated by hand calculation. Figure 2 . 1-1 shows
the response of the filter to a data step, and the areas of
mi.,:;ing correlat ;on with respect to the wideband case, assuming
optimum timing (integrating between zero crossings).
For simplicity we use signal amplitude and symbol duration
equal to unity. Then we can easily see that (assuming T<-k)!
no
Area 1 = f 2 exp (-t/T)dt = T
T ln2	 T ln?
Area 2 = 2T1n2-f 2 exp (-t/T)dt = T(2ln2-1.)
0
Only adjacent symbols interfere significa
response to all four cases of preceding a
interference to be as follows:
1 - 2(Area 1) - 2(Area 2)
1 - 2;Area 1) - Ar( a 2
1 - Area 1 - 2(Area 2)
1 - Area 1 - Arei 2
2-1
2-2
N,
In rho ca ge of 3 dB point at twice the data rate, f c - 2,
Wc - 4r, and T- 1/(4 n) . Then Ar p : 1 - .0796  and Area 2 - . 0307 ,
so the four signal degradations are:
.779	 (-2.17 dB)
.810	 (-1.83 dB)
.859	 (-1.32 dB)
.890
	
(-1.01 dB)
The noise is nlso reduced at the matched filter output by the
amount:
f[matched  filteer response [ 2' in _ut_filter responsel2df
f1matched  fil ter response df
Using linput filter response 12 = 4/(4 + f 2 ), we can approxi-
ma— the integral over each lobe of the matched filter response
by multiplying each lobe height by the filter power response
at the lobe center-
	
Then the noise response is-
E	 1	 4
i=1	 , ^l	 842	 696 (-1.57 dB)
F.	 1
i=1 (2i-1)
The result is that in two cases the effective SNR is improved
(by 4.56 and +.25 dB) and in two cases the SMR is degraded
(bv -.26 and -.60 dB). The degraded case dominates, especially
at high SNR where the error rate curve is very s*eep. Hence
the degradation approaches -.60 (IF.
2.2
	 Baseline Correction
The maximum specified baseline offset peak value (equal to the
signal peak-to-peak value) is enough to com p letel y disrupt
2-3
Ithe mid-phase integrals and prevent synchronIznt-Ion. Suppressing
the baseline offset b y a factor of four (-12 dB) gives rando,.i
+ 450 peak phase esttmate errors. The resulting rms estimation
error of + 32 o with sinusoidal baseline offset is rediiced by
the tracking loop to give an actual phase error of about
o f 1,
Derr = 
32 
D 
rm..
= 2.90 worst case
To provide the 12 dB suppression, a second order highpass filter
with Q = .7 is us,-- d. The transfer function is
2
5 2 + 1. 4 sw c + ^c
and the step response is
R(t) = e -.7 wct (co- .7 1j, c t - sin .7 ',,Ct I
Using f. c = R/50, or c,) c - 2n R/50, with R - 1
g(t) = e -.089t [cos .089t - sin .089t1
which has an initial height of 1 and an initial slope of -1.4 arc
.178. The resulting slant on a square wave at the symbol rate
is about + .044 from the nominal flat level at 1.0. See Figure
2.2-1. The resulting static timing error of .0055T is negligible.
For random da`a patterns the average phase error is somewhat
greater than this.
2.3	 AGC Variations
As the SNR changes, the signal level out of the AGC changes,
since the combined signal plus noise power In the input filter
2-4
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PHASE-LOCKED
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BASELINE CORRECTION FILTER RESPONSE
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bandwidth is held constant. The input filter bandwidth for a
first order cutoff at 2R is 7R. Assuming unity total power we
calculate the signal and noise components in Table 2.3-T1. The
quantizer threshold spacing, A, is often specified in terms of
either the signal amplitude A or the postdetection noise standard
deviation n, but is rarely fixed in relation to either. The
two normalizations A/A and A/c are plotted in Figure 2.3-1 for
the above input bandwidth, assuming the nominal spacing A = .35A
is set at Bb /No = + 3 dB. That is,
A = .35A (+ 3 dB)
= .35 X .62:' - .218.;
The tracking loop gain is proportional to the signal amplitude,
so the loop characteristics also vary with the SNR. Both the
loop natural frequency and the damping vary in proportion to
the square root of the loop gain, so there is less than a
factor of two change over the entire o perating range.
2.4
	
Tracking Loop De li
A twenty-sample accumulator (prefilter) is used after the phase
error logic to reduce the data rate in the loop filter. The
result was originally estimated to be simply a delay of 10 bits
on he average, which was not considered to be a nroblem.
Closer examination shows that the gain shifter, integrator,
synchronizing buffer, and the phase logic itself add delays,
for a total of 35 bits in the proportional path and 55 bits
in the integrated path; the approximate timing is diagrammed
in Figure 2.4-1.
In an ideal second-order loop with damping factor r = 1 the
loop filter transfer function is a constant times the following:
(il
n
FGO = 2 + jw
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The two delays add a frequency dependent phase shift in each
term as follows:
F(w) — 2 exp (-j w r l ) + , w^ exp (-jw T2)
where T 1 is 35T and T 2 is 55T.
The loop gain, including the NCO as an integrator, is
a^
n F(w)
u,
which results in a transfer function (from phase input to
phrase output) of
n
H(w)	 3w F(w)	
-
1 + "'n F(w)
The transfer function is plotted in Figure 2.4-2 for the five
sett.ngs actually used, with nominal to = .0005, .001, .002,
.004, .008.
2.5
	
Lock Dete,:tor
The calculation: of lock detector thresholds done in the report
TR-8055A were too pessimistic by 3 dB becausc of a factor of
two error in the half-bit postdetection SNR, which should be
equal to Eb /No , not E,, /2N0 . Thus, changing the lock threshold
from 31/32 to 15/16 gave satisfactory results in most cases.
Since the threshold was implemented as a fraction of one data
channel, the sensitivity to imbalances was increased at very
low input levels (below specified o perating range) and a false
lock indication could occur. The AGC normally stabilized the
2-10
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levels, so threshold did not vary much; a typical threshold on
the difference of the two channels was chosen and hard-wired
for use at all conditions.
The resulting false-lock and false-unlock probability calculations
could be repeated, giving results similar to those in TR-8055A,
but the actual performance is limited predominantly by the
accuracy of balancing the analog channels over the range of
rates.
2.6	 Drift Due to Offsets.
The acquisition time for a narrow loop and signal with frequency
offset is calculated based on ideal balance at the loop filter
integrator when no signal is present. An offset in the phase
error estimate causes the frequency to drift in one direction,
which may be opposite to the direction of the signal.
In the worst case for acquisition, the loop bandwidth is .025'/x,
the signal frequency offset is .05%, and acquisition should
occur in 250,000 bit times (one second at the lowest rate).
At these settings the loop integrator gain gives a frequency
drift of about 1 KHz/sec for one unit (LSB) of offset. An
offset as small as 1/16 unit may be enough to swamp out the
effect of the signal, which initially pulls very weakly rela-
tive to the average rate of 125 }iz/sec that it needs to acquire
within specs.
This phase error estimate mean value offset should not be
strongly affected by an offset in either the MP or IP quantizer,
since their outputs are effectively mvltiplied together in the
phase error logic. However, small offsets in both quantizers
will combine nonlinear.ly to give an offset in the phase estimate.
Small timing errors that change the relative correlation between
2-12
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the MP value and the preceding and following TP values may
also cause a net offset.
I
These effects only become significant when the signal is out-
side the bandwidth of the tracking loop (+ R L12); for operation
under such conditions a sweep circuit is recommended.
2.7
	
Phase Limit-Cycle Oscillations
The output of the phase estimator is quantized to only three
bits, but much of the quantizat'on noise is filtered out by
the prefilter (20 samp le accumulator) if noise is present to
provide a random dither. If no noise is present, many successive
phase samples may have quantization errors in the same direction,
causing a large error in the '-)w-rate sample scant to the loop filter
'This will cause an overcorrection of the phase, so th•it the phase
error estimate will oscillate between the two levels bordering
on zero, as quickly as the loop dynamics will allow.
The oscillation frequency is hir,h enough that for approximate
analysis the integrator path may be neglected. Ignoring the
discrete timing of the signals, Figure 2.7-1 shows that the
oscillation is stable where the proportional path delay intro-
duces a 90 0 phase shift. Notice this is independent of the
loop gain (or bandwidth) setting, but the awipl.itude of the
actual phase oscillation is proportional to the gain (the
proportional path gain is proportional to the loop bandwidth
in a firs — or second-order loop).
The period of oscillation is then 4 X 351', which yields 1600 11z
"requency stews at the widest B  at 1 Mbps	 The resulting
peak phase errors are + 20 0 by this calculation. Probably due
to phase dither from the NCO, sm .iller oscillations were observed
Fortunately, very small amounts of noise are enough to suppress
this effect entirely.
2-13
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2.8	 NCO quantization Effects
The signal to noise ratio of a quantized sine wave ib usually
approximated as 6 dB per bit. For 5-bit quantization, this
predicts 30 dB SNR, neglecting angle quantization and imperfect
filtering. Figure 2.8-1 shows graphically that the envelope
of the quantized waveform has 50% more zero-crossing error
with 7-bit angle quantization than with unquantized angle. The
total is + 2.8°, or + 0.787 of a cycle. An additional noise
is added by the nonlinear response of the digital-to-analog
converter during switching.
The image frequencies of the sampled'sine wave are suppressed
both by the zero-older-hold response of the DAC and by a third
order lowpass filter. The first image of a 5 MHz signal is at
15.97 MHz, ind is suppressed by sine (15.97/20.97), or -10.9 dB
by .:he zero-order-hold. The lowpass filter response is not
quite 18 dB per octave, yielding close to another 30 dB rejection.
This keeps the image power less than the noise power due to
quantization.
The various phase errors 1ue to quantization, DAC switching.
and imperfect image rejection all depend strongl y on the exact
frequency settirFP or data pattern in the NCO. Thus the worst
case errors, which occur at various fre • , •jencics near the upper
limit, occasionally exceed the + IX specification. The rms
phase error seems to stay below 0.5`/.,. Errors of this size have
negligible off-ct on the overall performance.
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	3.0	 EXPERIMENTAL RESULTS
Sonic experimental data are presented in this section to support
the points in Section 1.2.
	
3.1	 Bit Error Rare Degraddtion
The performance of the bit synchronizer was documented at five
.rates during acceptance testing. Figure 3.1-1 shows the measured
points in relation to the theoretical curve. The exception,illy
good performance at the highest rate is an artifact of the
measurement process: the power meter response is only cali-
brated to 10 MHz, so that the signal power is underestimated
by about 1 dB.
The soft decision performance was also measured in a coded
lint- with a Linkabit LV7015 LR Vtterbi Dccoder. The symbol
rate was 3 Msps, with E s /No between -3 and 0 dB. Figure 3.1-2
shows the result, compared to the performance with the LV7015 LR
built-in digital psuedo-noise sc,lir.ce. NASA experience indicates
that the degradation with this decoder is always worse than the
hard decision error rate degradation of a bit synchronizer.
	
3.2	 Clock Jitter
The absolute and percentage clock jitter was measured on all
four clock phase outputs at three rates. These data are
plotted in Figure 3.2-1. A low bandwidth setting* and a clv.:o
signal were used for these measiirement.s .
The performance with noise is not available in quantitative
terms, but in general the result is that the phase iitter is
negligible for error rates less than 10 7., chip to the low band-
widtl-s of this synchronizer
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	3.3	 Loop Response
The response of the loop to a sinusoidally FM modulated data
signal has been documented at one rate and two bandwidth
settings. By analogy with an ideal second-order loop, we
measure the frequency for which phase error peaks, and label
that the loop natural frequency ( fm = fn). The modulation
index (Af) is adjusted to a peak phase error of 1 rad ( Ae = 1).
Then Figure 4-1 in Phaselock Techniques, by Floyd Gardner
(Wiley, 1966) relates the parameter A e /(Af/fm) to the damping
factor r,. These numbers may net be particularly significant
for the loop with delay, but assuming they are, we calculate
the equivalent noise bandwidth using
BL = n ( r + ^) / 2 .
Table 3.3-T1 lists the results.
	
3.4	 Acquisition Performance
Due to the loop frequency drift described in Section 2.6,
acquisition usually occurs immediately or on loop reset (every
216 bit times), or not at all. When lock occurs, the lock
detector will respond within a few time constants (T = 216)
or not at all. Therefore, we find that acquisition time is
not usually a problem, but that measuring the range of condi-
tions for which lock occurs is more useful.
The lock detector threshold is adjusted to detect lock at least
down to -3 dB at all rates. Under some conditions the unit
acquires and indicates lock at -5 dB. If it is adjusted for
greater sensitivity, the analog imbalances cause a false lock
condition at some combinations of noise level and rate setting.
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t
I When the data rate is offset from the setting, the unit will
sometimes not acquire. The maximum offsets for which acquisi-
tion is reliable (with either sign of offset) are listed in
Table 3.4-T1 for two bandwidths and two SNR's. All measure-
ments are at the lowest specified signal level (.25 VPP) and
the lowest rate (250,000 bps).
3.5	 Baseline Variation
Tests at two rates confirm that the degradation in performance
due to a baseline variation of sine frequency 1% R and peak
amplitude equal to the signal peak-to-peak amplitude is an
increase in bit error rate of less than 47.. The equivalent
SNR degradation is completely negligible. The bit synchronizer
continues to function properly with a baseline variation of
twice that amplitude and frequency - the resulting degradation
was not measured.
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	4.0	 RECOMMENDATIONS
In thi9 section we discuss various design alternatives that
will provide either improved performance or simpler, more
economical construction in some applications. Each item
should be evaluated in terms of a revised specification of
the bit synchronizer requirements, and in terms of the cost of
the development work required.
	
4.1	 Mid-Phase Lock Detector Scheme
The lock detector scheme employed compares the energy in the
two phases of mid-phase integrals. As discussed above, the
two phases are processed through physically separate integrate-
and-dump and analogy;-to-digital corversi.on circuits, which have
to be carefully matched in gain and offset at all rates. If
a single circuit, integrating over slightly less than a half
bit. time (dumping quickly) could handle both channels, there
would be no mismatch other than timing (integration duration).
The in- phase lock de*ector schemes proposed in TR-8055A would
give higher performance, but the cotzbination of in-phasE half-
bit integrals by either digital or analog methods would require
the development of new circuitry, with careful. a^:tention to
balancing.
	
4.2	 Timing Accuracy Improvement
The + 17, timing jitter due t- the NCO is not a problem, but
static offsets and duty cy,-le variations caused by the threshold
and propagation characteristics of TTL circuits and the clock
comparators cause problems in the data detectors. Duty cycle
variation causes a rate dependent mismatch in the mid-phase
channels. Static offset causes rion-optimal data timing,
also rate dependent.
4-1
iThe use of ECL circuits in the NCO DAC and CLOCK logic would
reduce these problems and give more accurate output clocks.
To assure accurate 50% duty cycle, a revised approach is
needed, which divides down a double- or quadruple-rate
oscillator to derive the clocks. For example, a VCO with a
tuning range of 12.8 to 25.6 MHz could be divided down by
powers of two an y phase-locked to the NCO sine wave output
across each rate range. This approach retains the crystal
frequency stability of the NCO while improving the short term
_jitter stability to that of the VCO. The NCO is simplified
to have a single output, less critical filter, and optionally
a lower o peration rate for less critical cirr. , itry. The
extra circuitry required is the VCO, its analog PLL circuit
(probably a single IC), and the divide by 2n logic.
4.3	 Band Limiting Improvement
The BiO-L signaling format has a considerably wider spectral
distribution than the more common NRZ-1, format. Band limiting
to the main lobe on NRZ-L data (BW = R) causes only about 0.2 dB
degradation, while limiting to the main lobe of BiO-L data
(BW = 2R) causes about 0.6 dB degradation. Tf a wider input
filter is used to reduce the degradation, a wider noise dynamic
range is needed in the I&D circl.ii_ts, and a separate AGC pre-
detection filter is needed. Increasing th- bandwidth to 4R
will decrease the degradation to less than 0.4 dB. Not much
ca- be gained at the highest rate of 5 Mbps, since the specified
IF bandwidth is only 15 MHz (lowpass equivalent) .
Anot:her approach worth considering is to use a wide dynamic
ranger mixer to remove the hiphase coding immediately at the
input, before hand limiting. Then a single lowpass with BW = R
will give little degradation and a ver y good SNR into the AGC
detector. A separate path would then be needed for the mid-
phase (transition detection) channel, but it. could be separately
optimized, without affecting the data detection or the AGC.
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1	 4.4	 Loop Configuration
The loop model originally proposed had a dela y z-1 (i.e.
proportional to the data period) in the NCO, restilting in
percentage bandwidth and damping being independent of rate.
To restore this desirable property, the NCO should be clocked
.it a rate proportional to the data rate, though not necessarily
synchronized with the data. A second NCO module could he used
to generate a clock proportional to the nominal rate, though
a variable bandwidth reconstruction filter would then be needed
after the DAC.
An even better approach is to digitall y add the two NCO phase
outputs and convert to a sine wnve at the crvsral clock rate,
while clocking the synchronizing loop NCO at the recovered bit
rate. See Figure 4.4-1. If various bandwidths are required,
some kind of gain change is still needed in the loop filter.
	
4.5
	 Fixed-Rate Simplifications
A bit synchronizer for fixed applications, such as the Zpace
Shuttle, could he designed to operate at any preselected rate
in a wide range by choice of plug-in oscillator y; and filters.
The entire rate select related circuitr y could then be
Pliminated.
	
4.6
	 Fast Loop Filter
The loop filter was implemented at a low samplinr^ rate to
allow sequential gain shifting and to conserve power. Because
of the delay, this approach is not extendable ro high hand-
widths. If the need for rate r:.irr ge shifting is eliminated by
one of the methods discussed nb0 VL and the hrin(hg i dth select i on
is limited to one or two setti.ny—,, the need for complicated
range shift i.rcuitry is eliminated. In mane applications the
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'	 ext ra power used by a TTI, loom filter i s to probl em. Thus a
strAghtforward integrator and :idder in TTL could hc^ imple-
mented, giving a total loo ` , delav of about 6T inclu(litip the
phase estimation logic. This would allow a loop bandwidth
of about 4 with no problem. In some sy-outis this wmild be
11510ful for a fast acquisition mode.
4.7	 Sweep Circuitr y
Fn 	 s y stems with t ypical rate off sets l:ir . ;vr than half t ile
desired loop bandwidth, a search code foci 1 it ates acquisition.
STT has implemented sweep modes to digital hit svnchronivers
previousl y , when the rate uncert :lint v was many times the
bandwidth.	 if the specification, of .05 offset ind .0257
ban<width are realistic, then either a sweep circuit or a
wide bandwidth acqu 4g itlon mode should he used in a later
version of the hit synchronizer.
4. fi	 Acquisi tion an d TrackkLi& Moles
Since an an y -rate hit svnchroni %er is typicall y uzed in the
laborator y as an experimental t n,)l, it would be useful to
include t:he capabilit y to acquiro, resolve pha,:( , :tmhis^ILity,
and track with other tvnes of hiphase and NR7. data formats
This would require changing, the timing and lnck detection and
phase algorithms :.ccordi ns ►. to th- selected .lot a format.	 Th i s
wrntld require a cons iderahIe de-elopment effort .
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